



Figure 2













Figure 4























An Abstract FPGA Model

